

GLOBAL  
EDITION



# Computer Organization and Architecture

*Designing for Performance*

TENTH EDITION

William Stallings



# digital resources for students

Your new textbook provides 12-month access to digital resources that may include VideoNotes (step-by-step video tutorials on programming concepts), source code, web chapters, quizzes, and more. Refer to the preface in the textbook for a detailed list of resources.

Follow the instructions below to register for the Companion Website for Stallings' Computer Organization and Architecture, Tenth Edition.

1. Go to [www.pearsonglobaleditions.com/stallings](http://www.pearsonglobaleditions.com/stallings)
2. Click Companion Website
3. Click Register and follow the on-screen instructions to create a login name and password.

Use a coin to scratch off the coating and reveal your access code.  
Do not use a sharp knife or other sharp object as it may damage the code.

Use the login name and password you created during registration to start using the digital resources that accompany your textbook.

## IMPORTANT:

This access code can only be used once. This subscription is valid for 12 months upon activation and is not transferable. If the access code has already been revealed it may no longer be valid. If this is the case you can purchase a subscription on the login page for the Companion Website.

For technical support go to <http://247pearsoned.custhelp.com>

This page intentionally left blank.



**COMPUTER ORGANIZATION  
AND ARCHITECTURE**  
*DESIGNING FOR PERFORMANCE*

**TENTH EDITION**

**GLOBAL EDITION**

This page intentionally left blank.

# COMPUTER ORGANIZATION AND ARCHITECTURE *DESIGNING FOR PERFORMANCE* TENTH EDITION GLOBAL EDITION

**William Stallings**

With contribution by  
Peter Zeno  
*University of Bridgeport*

With Foreword by  
Chris Jesshope  
*Professor (emeritus) University of Amsterdam*

**PEARSON**

Boston • Columbus • Hoboken • Indianapolis • New York • San Francisco  
Amsterdam • Cape Town • Dubai • London • Madrid • Milan • Munich • Paris • Montreal  
Toronto • Delhi • Mexico City • São Paulo • Sydney • Hong Kong • Seoul • Singapore • Taipei • Tokyo

Vice President and Editorial Director, ECS: *Marcia J. Horton*  
Executive Editor: *Tracy Johnson (Dunkelberger)*  
Editorial Assistant: *Kelsey Loanes*  
Acquisitions Editor, Global Editions: *Karthik Subramanian*  
Program Manager: *Carole Snyder*  
Director of Product Management: *Erin Gregg*  
Team Lead Product Management: *Scott Disanno*  
Project Manager: *Robert Engelhardt*  
Project Editor, Global Editions: *K.K. Neelakantan*  
Senior Production Manufacturing Controller, Global Editions: *Trudy Kimber*  
Media Team Lead: *Steve Wright*  
R&P Manager: *Rachel Youdelman*

R&P Senior Project Manager: *Timothy Nicholls*  
Procurement Manager: *Mary Fischer*  
Senior Specialist, Program Planning and Support: *Maura Zaldivar-Garcia*  
Inventory Manager: *Bruce Boundy*  
VP of Marketing: *Christy Lesko*  
Director of Field Marketing: *Demetrius Hall*  
Product Marketing Manager: *Bram van Kempen*  
Media Production Manager, Global Editions: *Vikram Kumar*  
Marketing Assistant: *Jon Bryant*  
Cover Designer: *Lumina Datamatics*  
Cover Art: *phipatbig / Shutterstock*  
Full-Service Project Management: *Mahalatchoumy Saravanan, Jouve India*

Pearson Education Limited  
Edinburgh Gate  
Harlow  
Essex CM20 2JE  
England

and Associated Companies throughout the world

Visit us on the World Wide Web at:  
[www.pearsonglobaleditions.com](http://www.pearsonglobaleditions.com)

© Pearson Education Limited 2016

The right of William Stallings to be identified as the author of this work has been asserted by him in accordance with the Copyright, Designs and Patents Act 1988.

*Authorized adaptation from the United States edition, entitled Computer Organization and Architecture: Designing for Performance, 10th edition, ISBN 978-0-13-410161-3, by William Stallings published by Pearson Education © 2016.*

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without either the prior written permission of the publisher or a license permitting restricted copying in the United Kingdom issued by the Copyright Licensing Agency Ltd, Saffron House, 6–10 Kirby Street, London EC1N 8TS.

All trademarks used herein are the property of their respective owners. The use of any trademark in this text does not vest in the author or publisher any trademark ownership rights in such trademarks, nor does the use of such trademarks imply any affiliation with or endorsement of this book by such owners.

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library

10 9 8 7 6 5 4 3 2 1

ISBN 10: 1-292-09685-3

ISBN 13: 978-1-292-09685-8

Typeset in Times Ten LT Std 10/12 by Jouve India

Printed and bound by Courier Westford in The United States of America.

*To Tricia  
my loving wife, the kindest  
and gentlest person*



This page intentionally left blank.

# CONTENTS

---

Foreword 13

Preface 15

About the Author 23

## **PART ONE INTRODUCTION 25**

### **Chapter 1 Basic Concepts and Computer Evolution 25**

- 1.1 Organization and Architecture 26
- 1.2 Structure and Function 27
- 1.3 A Brief History of Computers 35
- 1.4 The Evolution of the Intel x86 Architecture 51
- 1.5 Embedded Systems 53
- 1.6 Arm Architecture 57
- 1.7 Cloud Computing 63
- 1.8 Key Terms, Review Questions, and Problems 66

### **Chapter 2 Performance Issues 69**

- 2.1 Designing for Performance 70
- 2.2 Multicore, Mics, and GPGPUs 76
- 2.3 Two Laws that Provide Insight: Ahmdahl's Law and Little's Law 77
- 2.4 Basic Measures of Computer Performance 80
- 2.5 Calculating the Mean 83
- 2.6 Benchmarks and Spec 91
- 2.7 Key Terms, Review Questions, and Problems 98

## **PART TWO THE COMPUTER SYSTEM 104**

### **Chapter 3 A Top-Level View of Computer Function and Interconnection 104**

- 3.1 Computer Components 105
- 3.2 Computer Function 107
- 3.3 Interconnection Structures 123
- 3.4 Bus Interconnection 124
- 3.5 Point-to-Point Interconnect 126
- 3.6 PCI Express 131
- 3.7 Key Terms, Review Questions, and Problems 140

### **Chapter 4 Cache Memory 144**

- 4.1 Computer Memory System Overview 145
- 4.2 Cache Memory Principles 152
- 4.3 Elements of Cache Design 155
- 4.4 Pentium 4 Cache Organization 173
- 4.5 Key Terms, Review Questions, and Problems 176
- Appendix 4A Performance Characteristics of Two-Level Memories 181